

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/787,002	02/25/2004	Herbert L. Ho	YOR920030635US1 (17343)	3930
23389	7590 02/21/2006	EXAMINER		
	COTT MURPHY & P N CITY PLAZA	WARREN, M	WARREN, MATTHEW E	
SUITE 300			ART UNIT	PAPER NUMBER
GARDEN C	ITY, NY 11530		2815	

DATE MAILED: 02/21/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/787,002	HO ET AL.	/ pro
Office Action Summary	Examiner	Art Unit	
	Matthew E. Warren	2815	
The MAILING DATE of this communication app Period for Reply		•	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	N. nely filed the mailing date of this com D (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 29 No.	ovember 2005.		
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This	action is non-final.		
3) Since this application is in condition for allowar			nerits is
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	i3 O.G. 213.	
Disposition of Claims			
4) ☐ Claim(s) 1-14 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-14 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.		
Application Papers			
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicated any not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	epted or b) objected to by the bed on the bed on by the bed on the	e 37 CFR 1.85(a). jected to. See 37 CFR	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National S	tage
Attachment(s)	<u>_</u>		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:	ate	152)
C Patent and Trademark Office			

Art Unit: 2815

#### **DETAILED ACTION**

This Office Action is in response to the Remarks filed on February 29, 2005.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miwa et al. (US 5,352,624) in view of Yallup (US 5,627,401).

In re claims 1 and 13, Miwa shows (fig. 21E) bipolar transistor comprising: a conductive back electrode (603b) for receiving a bias voltage; a first semiconductor layer (550 in fig. 20E) located over said back electrode, said first semiconductor layer comprising a base which includes a first conductive type dopant (P) and an extrinsic collector (under COL region) which includes a second conductivity type dopant (N+), said extrinsic collector borders said base; and an emitter (under EM region) comprising a second semiconductor layer of the second conductivity type dopant (N+) located over a portion of said base. Miwa also shows at least one adjacent complementary metal oxide semiconductor device (MOS section II), wherein the bipolar transistor and the at least one adjacent complementary metal oxide device is separated by an isolation region (601). Miwa shows all of the elements of the claims except the insulating layer located over the conductive back electrode and conductive back electrode is biased to

form an inversion charge layer in said base region at an interface between said first semiconductor layer and said insulating layer. Yallup shows (fig. 2) a bipolar transistor having a conductive back electrode (26) for receiving a bias voltage and an insulating layer (22) located over the conductive back electrode. With this configuration, biasing of the back electrode forms an inversion layer in the semiconductor layer that reduces the collector resistance. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the bipolar transistor of Miwa by adding an insulating layer between the back electrode and semiconductor layer as taught by Yallup to form an inversion layer in the device to reduce the collector resistance.

In re claim 2, Miwa discloses (col. 42, lines 60-67) that a portion of said base is a doped to form an extrinsic base.

In re claims 3 and 4, Miwa discloses (col. 43, lines 15-22) that the base, the emitter, the extrinsic collector and the exposed surfaces of the conductive back electrode each include a silicided and the silicide is in contact with a metal contact that is located atop the silicide inside a contact opening formed in an interconnect dielectric.

In re claims 5 and 6, Miwa shows (fig. 21E) wherein the emitter comprises a single-finger (EM). In re the limitations concerning claim 6, Miwa does not show that the emitter has multi-fingers, however, It would have been obvious to one of ordinary skill in the art to use three, four, etc., emitter fingers since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. In re Harza, 274 F.2d 669, 124 USPQ 378 (CCPA 1960). See also MPEP 2144.04 VI. (B).

Art Unit: 2815

In re claim 7, Miwa shows (fig. 21E) that the extrinsic base (P) and collector (N+) are raised regions since they are formed in a semiconductor layer that is formed on top of the insulating layer (602).

In re claim 8, Miwa shows (fig. 21E) a spacer is located on the sidewalls of the emitter (603e).

In re claim 9, neither reference shows the range of thickness of the insulating layer, however it would have been obvious to one of ordinary skill in the art to make the thickness of the insulating layer within the desired range, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller, 105 USPQ* 233.

In re claim 10, Miwa shows (figs. 21B-21E) that another insulating layer (602) is located adjacent to the back electrode and said insulating layer is a buried oxide of an SOI. When combined with Cai, the another insulating layer (602) of Miwa would be thicker than the thin insulating layer and located adjacent thereto.

In re claim 11, Miwa shows (fig. 21E) that the base contains a p-type dopant, the emitter contains an n-type dopant, (N+ under EM region), and the extrinsic collector contains an n-type dopant (N+ region), and the extrinsic base contains a p-type dopant (col. 42, line 60 - col. 43, lines 11).

In re claim 12, Miwa shows (fig. 21E) that the extrinsic base (portion labeled P within the base region) diffuses minimally into the base so as not to be in contact with the underlying insulating layer (602 in fig 21B).

Art Unit: 2815

In re claim 14, Miwa shows (fig. 21E) that the complementary metal oxide semiconductor device is a field effect transistor because it is a MOSFET.

## Response to Arguments

Applicant's arguments with respect to claims 1-14 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Ho et al. (US Pub. 2005/0184360 A1) and Vasudev (US 4,965,872) also show devices having a conductive back electrode formed on the back of the transistor.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E. Warren whose telephone number is (571) 272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR.

Application/Control Number: 10/787,002 Page 6

Art Unit: 2815

Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MEW

February 16, 2005

KENNETH PARKER
SUPERVISORY PATENT EXAMINER